Design rules in Semiconductor Foundry is a text designed to serve as a comprehensive and up-to-date manual for process, device, layout, and design engineers. Written for the professionals, the book belongs on the bookshelf of microelectronic discipline experts. Over 50% of the integrated circuits are manufactured nowadays at wafer foundries. The aim of this book is to present a foundry integrated perspective of these fields. The book includes several chapters, which were carefully selected to cover the main topics process, device, layout, and design engineers are dealing in their work.
This is the first available book dedicated exclusively to describing the layout and reliability design rules. It should provide the semiconductor engineers, researchers and microelectronic students comprehensive knowledge about the design layout and the correlation with the manufacturing processes, as well as the electrical and reliability performances. The book was designed to serve as a comprehensive and up-to-date manual for process, device, layout, and design engineers. The rich list of examples, together with the easy-to-read DR tables and related figures, make this book a good technical book for both students that now gets into the field, and for experienced engineers that seek for a good source of information.
Key features:
- Design rules in Semiconductor Foundry is a text designed to serve as a comprehensive and up-to-date manual for process, device, layout, and design engineers
- The book covered topics, that designers, layout eng’s, process engineers are dealing every day: FEOL and BEOL DRs, Coverage DR’s, stressors DR’s and modeling, foundry reliability and advance (20nm) step-by-step process flow
- Students of semiconductor and microelectronic as well as researchers will be able to use this book in class (EE, physics, material engineering, chemical engineering)
